

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7

state of switch	testing command signal	state of register	test mode
SW1 SW2 SW3 ON OFF OFF	1V	MSB LSB 0 1	test1
OFF ON OFF	2V	1 0	test2
OFF OFF ON	3V	1 1	test3
OFF OFF OFF	0V	0 0	no test

FIG. 8




FIG.9




FIG.10




FIG.11




FIG.12

87




FIG. 13

